MITSUBISHI MICROCOMPUTERS

3818 Group

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

DESCRIPTION

The 3818 group is 8-bit microcomputer based on the 740 family core technology.

The 3818 group is designed mainly for VCR timer/function control, and include six 8-bit timers, a fluorescent display automatic display circuit, a PWM function, and an 8-channel A-D converter.

The various microcomputers in the 3818 group include variations of internal memory size and packaging. For details, refer to the section on part numbering.

FEATURES

ATUNES
Basic machine-language instructions 71
The minimum instruction execution time $\cdots 0.48 \mu s$
(at 8.4MHz oscillation frequency)
Memory size
ROM ······ 4K to 60K bytes
RAM192 to 1024 bytes
Programmable input/output ports ····· 67
High-breakdown-voltage I/O ports ·····12
High-breakdown-voltage output ports ·····20
Interrupts ····· 18 sources, 15 vectors


APPLICATIONS

(at 32kHz oscillation frequency)


VCRs, microwave ovens, domestic appliances, ECRs, etc.

In low-speed mode ······· 300µW

Operating temperature range ····· -10 to 85℃









PIN DESCRIPTION


Pin	Name	Function .	Function except a port function			
V _{cc} , V _{ss}	Power source	Apply voltage of 4.0 to 5.5V to V _{CC} , and 0V to V _{SS} .				
V _{EE}	Puli-down power input	Applies voltage supplied to pull-down resistors of ports P0, P3 and P9				
V _{REF}	Analog reference voltage input	Reference voltage input pin for A-D converter.				
AV _{SS}	Analog power source	GND input pin for A-D converters Connect to Vss.				
RESET	Reset input	Reset input pin for active "L"				
X _{IN}	Clock input	Input and output signals for the clock generating circuit.				
Хоит	Clock output	It consist of internal feedback resistor. Connect a ceramic resonator or quartz-crystal oscillator between If an external clock is used, connect the clock source to the This clock is used as the oscillating source of system clock.	ne X _{IN} pin and leave the X _{OUT} pin open.			
X _{CIN}	Sub-clock input	Input and output signals for the internal sub-clock generat It consist of without internal feedback resistor. Connect a	ing circuit.			
Хсоит	Sub-clock output	feedback resistor between the X _{CIN} and X _{COUT} pins. If an external clock is used, connect the clock source to the This clock can also be used as the oscillating source of sy	ne X _{CIN} pin and leave the X _{COUT} pin open.			
P0 ₀ /DIG ₈ — P0 ₇ /DIG ₁₅	Output port P0	8-bit output port The output structure is high-breakdown-voltage P-channel open drain with internal pull-down resistors connected between the output and the V _{EE} pin. V _{EE} pin level is output at reset.	FLD automatic display pins .			
P1 ₀ —P1 ₇	I/O port P1	8-bit CMOS I/O port I/O direction register allows each pin to be individually pr At reset this port is set to input mode. CMOS compatible input level CMOS 3-state output structure	ogrammed as either input or output.			
P2 ₀ —P2 ₇	I/O port P2	8-bit CMOS I/O port with the same function as port P1 CMOS 3-state output structure TTL compatible input level				
P3 ₀ /SEG ₁₈ / DIG ₀ -P3 ₇ / SEG ₂₃ /DIG ₇	Output port P3	8-bit output port with the same function as port P0	FLD automatic display pins			
P4 ₀ /INT ₀	Input port P4 ₀	• 1-bit CMOS input port	External interrupt input pin			
P4 ₁ /INT ₁ — P4 ₄ /INT ₄	I/O port P4	7-bit CMOS I/O port with the same function as port P1 CMOS compatible input level	External interrupt input pins			
P4 ₅						
P4 ₆ /T1 _{оит} , P4 ₇ /T3 _{оит}			Timer 1, Timer 3 output pin			



PIN DESCRIPTION

Pin	Name .	Function	
			Function except a port function
P5 ₀ /S _{IN1} , P5 ₁ /S _{OUT1} , P5 ₂ /S _{CLK11} ,	I/O port P5	8-bit I/O port with the same function as port P1 N-channel open drain output structure CMOS compatible input level	• Serial t/O1 I/O pins
P5 ₃ /S _{RDY1} / CS/S _{CLK12}		Keep the input voltage of this port between 0V and V _{CC} .	
P5 ₄ /S _{IN2} , P5 ₅ /S _{OUT2} , P5 ₆ /S _{CLK2} , P5 ₇ /S _{RDY2}			• Serial I/O2 I/O pins
P6 ₀ /PWM ₀	I/O port P6	8-bit CMOS I/O port with the same function as port P1	• 14-bit PWM output pin
P6 ₁ /PWM ₁	_	CMOS compatible input level CMOS 3-state output structure	• 8-bit PWM output pin
P6 ₂ /CNTR ₀ , P6 ₃ /CNTR ₁			Timer 2, Timer 4 input pins
P6 ₄ P6 ₇			•
P7 ₀ /AN ₀ — P7 ₇ /AN ₇	I/O port P7	8-bit CMOS I/O port with the same function as port P1 CMOS compatible input level CMOS 3-state output structure	A-D converter input pins
P8 ₀ /SEG ₀ — P8 ₇ /SEG ₇	I/O port P8	B-bit I/O port with the same function as port P1 P-channel open drain output structure CMOS compatible input level Please note that this port does not have internal pull-down resistors.	• FLD automatic display pins
P9 ₀ /SEG ₈ — P9 ₃ /SEG ₁₁	I/O port P9	4-bit I/O port with the same function as port P1 P-channel open drain output structure CMOS compatible input level This port has internal pull-down resistors.	• FLD automatic display pins
P9 ₄ /SEG ₁₂ — P9 ₇ /SEG ₁₅	Output port P9	4-bit output port with the same function as port P0	FLD automatic display pins
PA ₀ —PA ₇	I/O port PA	8-bit CMOS I/O port with the same function as port P1 CMOS compatible input level CMOS 3-state output structure	
PB ₀ , PB ₁	Input port PB	2-bit CMOS input port	


PART NUMBERING



GROUP EXPANSION

Mitsubishi plans to expand the 3818 group as follows:

- (1) Support for mask ROM, One Time PROM, and EPROM
- (3) Packages
 - 100P6S-A·····Plastic molded QFP
 - 100D0 ---- Window type ceramic LCC



Currently supported products are listed below.

As of May 1996

Product	(P) ROM size (bytes) ROM size for User in ()	RAM size (bytes)	Package	Remarks
M38184M8-XXXFP	32768 (32638)	640	100P6S-A	Mask ROM version
M38184MA-XXXFP	40960 (40830)			Mask ROM version
M38185ME-XXXFP				Mask ROM version
M38185EE-XXXFP			100P6S-A	One time PROM version
M38185EEFP	57944			One time PROM version (blank)
M38185EEFS	57344 (57214)	768	100D0	EPROM version
M38185EEHXXXFP	(5/2/4)		400000	One time PROM version
M38185EEHFP			100P6S-A	One time PROM version (blank)
M38185EEHFS			100D0	EPROM version



FUNCTIONAL DESCRIPTION Central Processing Unit (CPU)

The 3818 group uses the standard 740 family instruction set. Refer to the table of 740 family addressing modes and machine instructions or the SERIES 740 (Software) User's Manual for details on the instruction set.

Machine-resident 740 family instructions are as follows:

The FST and SLW instruction cannot be used.

The STP, WIT, MUL and DIV instruction can be used.

CPU Mode Register

The CPU mode register is allocated at address $003B_{16}$. The CPU mode register contains the stack page selection bit and the internal system clock selection bit.




Fig. 1 Structure of CPU mode register

MEMORY

Special Function Register (SFR) Area

The Special Function Register area in the zero page contains control registers such as I/O ports and timers.

RAM

RAM is used for data storage and for stack area of subroutine calls and interrupts.

ROM

The first 128 bytes and the last 2 bytes of ROM are reserved for device testing and the rest is user area for storing programs.

Interrupt Vector Area

The interrupt vector area contains reset and interrupt vectors.

Zero Page

The 256 bytes from addresses 0000₁₆ to 00FF₁₆ are called the zero page area. The internal RAM and the special function registers (SFR) are allocated to this area.


The zero page addressing mode can be used to specify memory and register addresses in the zero page area. Access to this area with only 2 bytes is possible in the zero page addressing mode.

Special Page

The 256 bytes from addresses FF00₁₆ to FFFF₁₆ are called the special page area. The special page addressing mode can be used to specify memory addresses in the special page area. Access to this area with only 2 bytes is possible in the special page addressing mode.

	-			000016	SFR area	
RAM area RAM capacity (bytes)	Address XXXX ₁₆			004016	FLD automatic display RAM area	Zero page
192	00FF ₁₆			007016		
256	013F ₁₈			010016	SerialI/Oautomatictransfer RAM area	J
384	013F ₁₆		RAM	012016	- Contain Guardinatic transfer HAIVialea	
512	023F ₁₆					
640	02BF ₁₆					
768					i i	
896	033F ₁₆			- XXXX ₁₆		
1024	03BF ₁₆					
1024	043F ₁₆				Reserved area	
ROM area ROM capacity (bytes)	Address YYYY ₁₆	Address ZZZZ ₁₆		0440 ₁₆	Not used	
4096	F000 ₁₆	F080 ₁₆				,
8192	E000 ₁₆	E080 ₁₆	[YYYY ₁₆		
12288	D000 ₁₆	D080 ₁₆			Reserved ROM area	
16384	C000 ₁₆	C080 ₁₆		,	(128 bytes)	
	B000 ₁₆	B080 ₁₆		ZZZZ ₁₆		
20480		000016				
20480 24576	· · · · · · · · · · · · · · · · · · ·	A080.c			. 1	
24576	A000 ₁₆	A080 ₁₆	,			
24576 28672	A000 ₁₆ 9000 ₁₆	908016				
24576 28672 32768	A000 ₁₆ 9000 ₁₆ 8000 ₁₆	9080 ₁₆ 8080 ₁₆				
24576 28672 32768 36864	A000 ₁₆ 9000 ₁₆ 8000 ₁₆ 7000 ₁₆	9080 ₁₆ 8080 ₁₆ 7080 ₁₆	ROM			
24576 28672 32768 36864 40960	A000 ₁₆ 9000 ₁₆ 8000 ₁₆ 7000 ₁₆ 6000 ₁₆	9080 ₁₆ 8080 ₁₆ 7080 ₁₆ 6080 ₁₆	ROM	FF00 ₁₆		٦
24576 28672 32768 36864 40960 45056	A000 ₁₆ 9000 ₁₆ 8000 ₁₆ 7000 ₁₆ 6000 ₁₆ 5000 ₁₆	9080 ₁₆ 8080 ₁₆ 7080 ₁₆ 6080 ₁₆ 5080 ₁₆	ROM			7
24576 28672 32768 36864 40960	A000 ₁₆ 9000 ₁₆ 8000 ₁₈ 7000 ₁₆ 6000 ₁₆ 5000 ₁₆	9080 ₁₆ 8080 ₁₆ 7080 ₁₆ 6080 ₁₆ 5080 ₁₆ 4080 ₁₆	ROM	FF00 ₁₆]
24576 28672 32768 36864 40960 45056 49152	A000 ₁₆ 9000 ₁₆ 8000 ₁₆ 7000 ₁₈ 6000 ₁₆ 5000 ₁₈ 4000 ₁₆	9080 ₁₆ 8080 ₁₆ 7080 ₁₆ 6080 ₁₆ 5080 ₁₆ 4080 ₁₆ 3080 ₁₆	ROM			
24576 28672 32768 36864 40960 45056 49152	A000 ₁₆ 9000 ₁₆ 8000 ₁₈ 7000 ₁₆ 6000 ₁₆ 5000 ₁₆	9080 ₁₆ 8080 ₁₆ 7080 ₁₆ 6080 ₁₆ 5080 ₁₆ 4080 ₁₆	ROM	FF00 ₁₆]
24576 28672 32768 36864 40960 45056 49152 53248	A000 ₁₆ 9000 ₁₆ 8000 ₁₈ 7000 ₁₆ 6000 ₁₆ 5000 ₁₆	9080 ₁₆ 8080 ₁₆ 7080 ₁₆ 6080 ₁₆ 5080 ₁₆ 4080 ₁₆	ROM	FF00 ₁₆	Interrupt vector area	Specia page

Fig. 2 Memory map diagram





000016	Port P0 (P0)	002016	Timer 1 (T1)
000116		002116	Timer 2 (T2)
000216	Port P1 (P1)		Timer 3 (T3)
000316	Port P1 direction register (P1D)	002316	Timer 4 (T4)
000416	Port P2 (P2)	002416	Timer 5 (T5)
000516	Port P2 direction register (P2D)	002516	Timer 6 (T6)
000616		0026 ₁₆	
000716		002716	Timer 6 PWM register (T6PWM)
000816			Timer 12 mode register (T12M)
000916	Port P4 direction register (P4D)		Timer 34 mode register (T34M)
	Port P5 (P5)		Timer 56 mode register (T56M)
	Port P5 direction register (P5D)		PWM control register (PWMCON)
	Port P6 (P6)		PWM register (upper)(PWMH)
	Port P6 direction register (P6D)		PWM register (lower)(PWML)
	Port P7 (P7)	002E ₁₆	-
	Port P7 direction register (P7D)	002F ₁₆	
	Port P8 (P8)	003016	A-D control register (ADCON)
	Port P8 direction register (P8D)	003116	A-D conversion register (AD)
	Port P9 (P9)	003216	Port P3 segment/digit switching register (P3SDR)
	Port P9 direction register (P9D)	003316	Port P0 digit/port switching register (P0DPR)
	Port PA (PA)	003416	Port P8 segment/port switching register (P8SPR)
	Port PA direction register (PAD)	003516	Key-scan blanking register (KSCN)
	Port PB (PB)	003616	FLDC mode register (FLDM)
001716		003716	FLD data pointer (FLDDP)
001816		003816	High-breakdown-voltage port control register (HVPC)
	Serial I/O1 control register (SIO1CON)	003916	
	Serial I/O automatic transfer control register (SIOAC)	003A ₁₆	Interrupt edge selection register (INTEDGE)
	Serial I/O1 register (SIO1)	003B ₁₆	CPU mode register (CUPM)
	Serial I/O automatic transfer interval register (SIOAI)	003C ₁₆	Interrupt request register 1 (IREQ1)
	Serial I/O2 control register (SIO2CON)		Interrupt request register 2 (IREQ2)
001E ₁₆			Interrupt control register 1 (ICON1)
001F ₁₆	Serial I/O2 register (SIO2)	003F ₁₆	Interrupt control register 2 (ICON2)

Fig. 3 Memory map of special function register (SFR)

I/O PORTS Direction Registers

The 3818 group has 67 programmable I/O pins arranged in nine I/O ports (ports P1, P2, P4 $_1$ -P4 $_7$, P5-P8, P9 $_0$ -P9 $_3$ and PA). The I/O ports have direction registers which determine the input/output direction of each individual pin. Each bit in a direction register corresponds to one pin, each pin can be set to be input port or output port.

When "0" is written to the bit corresponding to a pin, that pin becomes an input pin. When "1" is written to that bit, that pin becomes an output pin.

If data is read from a pin which is set to output, the value of the port output latch is read, not the value of the pin itself. Pins set to input are floating. If a pin set to input is written to, only the port output latch is written to and the pin remains floating.

High-Breakdown-Voltage Output Ports

The 3818 group has four ports with high-breakdown-voltage pins (ports P0, P3, P8, P9). The high-breakdown-voltage ports have P-channel open drain output with a breakdown voltage of $V_{\rm CC}-40V$. Each pin in Ports P0, P3, and P9 has an internal pull-down resistor connected to $V_{\rm EE}$. Port P8 has no internal pull-down resistors, so that connect an external resistor to each port. At reset, the P-channel output transistor of each port latch is turned off, so it becomes $V_{\rm EE}$ level ("L") by the pull-down resistor.

Writing "1" to bit 0 of the high-breakdown-voltage port control register (address 0038₁₆) slows the transition of the output transistors to reduce transient noise. At reset, bit 0 of the high-breakdown-voltage port control register is set to "0" (strong drive).



Pin	Name	Input/Output	I/O Format	Non-Port Function	Related SFRs	Diagram No.
P0 ₀ /SEG ₈ — P0 ₃ /DIG ₁₁			High-breakdown-	FLD automatic	FLDC mode register High-breakdown- voltage port control register	(1)
P0 ₄ /SEG ₁₂ — P0 ₇ /SEG ₁₅	Port P0	Output	open-drain output with pull-down resistor	display function	FLDC mode register Port P0 digit/port switching register High-breakdown- voltage port control register	(2)
P1 ₀ —P1 ₇	Port P1	Input/output, individual bits	CMOS compatible input level CMOS 3-state output			(3)
P2 ₀ P2 ₇	Port P2	Input/output, individual bits	TTL level input CMOS 3-state output			(3)
P3 ₀ /SEG ₁₆ / DIG ₁₆ P3 ₇ / SEG ₂₃ /DIG ₇	Port P3	Output	High-breakdown- voltage P-channel open-drain output with pull-down resistor	FLD automatic display function	FLDC mode register Port P3 segment/digit switching register High-breakdown- voltage port control register	(4)
P4 ₀ /INT ₀		Input	CMOS compatible input level	External interrupt input	Interrupt edge selection register	(5)
P4 ₁ /INT ₁ — P4 ₄ /INT ₄ P4 ₅	Port P4	Input/output,	CMOS compatible	External interrupt input	Interrupt edge selection register	(6)
P4 ₆ /T1 _{OUT} , P4 ₇ /T3 _{OUT}		individual bits	input level CMOS 3-state output	Timer output	Timer 12 mode register Timer 34 mode register	(3)
P5 ₀ /S _{IN1} , P5 ₁ /S _{OUT1} , P5 ₂ /S _{CLK1} , P5 ₃ /S _{RDY1} / CS/S _{CLK12}	Port P5	Input/output,	CMOS compatible input level	Serial I/O1 function	Serial I/O1 control register Serial I/O automatic transfer control	(8) (9) (10)
P5 ₄ /S _{IN2} , P5 ₆ /S _{OUT2} , P5 ₆ /S _{CLK2} , P5 ₇ /S _{RDY2}	74(70	individual bits	N-channel open-drain output	Serial I/O2 function I/O	Serial I/O2 control register	(8)
P6 ₀ /PWM ₀			!	14-bit PWM output	PWM control register	(11)
P6 ₁ /PWM ₁	Port P6	Input/output, Individual bits	CMOS compatible input level	8-bit PWM output	Timer 56 mode register Timer 6 PWM register	(7)
P6 ₂ /CNTR ₀ , P6 ₃ /CNTR ₁			CMOS 3-state output	Timer 2, Timer 4 input	Interrupt edge selection register	(6)
P6 ₄ — P6 ₇ P7 ₀ /AN ₀ — P7 ₇ /AN ₇	Port P7	Input/output, individual bits	CMOS compatible input level CMOS 3-state output	A-D conversion input	A-D control register	(3)
P8 ₀ /SEG ₀ — P8 ₇ /SEG ₇	Port P8	Input/output, individual bits	CMOS compatible input level High-breakdown-voltage P-channel open-drain output without pull-down resistor	FLD automatic display function	FLDC mode register Port P8 segment/port switching register High-breakdown- voltage port control registor	(13)

MITSUBISHI MICROCOMPUTERS 3818 Group


Pin	Name	Input/Output	I/O Format	Non-Port Function	Related SFRs	Diagram No.
P9 ₀ /SEG ₈ — P9 ₃ /SEG ₁₁	Port P9	Input/output, individual bits	CMOS compatible input level High-breakdown-voltage P-channel open-drain output with pull-down resistor	FLD automatic	FLDC mode register High-breakdown-	(14)
P9 ₄ /SEG ₁₂ P9 ₇ /SEG ₁₅		Output	High-breakdown- voltage P-channel open-drain output, with pull-down resistor	display function	voltage port control registor	(15)
PA ₀ —PA ₇	Port PA	Input/output, individual bits	CMOS compatible input level CMOS 3-state output			(3)
PB ₀ , PB ₁	Port PB	Input	CMOS compatible input level			(16)

Note 1. For details of how to use double-function ports as function I/O ports, refer to the applicable sections.

2. Make sure that the input level at each pin is either 0V or V_{CC} during execution of the STP instruction.

When an input level at each pin is either uv or v_{CC} during execution of the STP instruction.

When an input level is at an intermediate potential, a current will flow from v_{CC} to v_{SS} through the input-stage gate.



Flg. 4 Port block diagram (1)




Fig. 5 Port block diagram (2)

6249828 0024047 T93



INTERRUPTS

Interrupts occur by eighteen sources: five external, twelve internal, and one software.

Interrupt Control

Each interrupt is controlled by its interrupt request bit, its interrupt enable bit, and the interrupt disable flag except for the software interrupt set by the BRK instruction. An interrupt occurs if the corresponding interrupt

request and enable bits are "1" and the interrupt disable flag is "0".

Interrupt enable bits can be set or cleared by software. Interrupt request bits can be cleared by software, but cannot be set by software.

The BRK instruction cannot be disabled with any flag or bit. The I (interrupt disable) flag disables all interrupts except the BRK instruction interrupt.

When several interrupts occur at the same time, the interrupts are received according to priority.

Interrupt Operation

When an interrupt is received, the contents of the program counter and processor status register are automatically stored into the stack. The interrupt disable flag is set to inhibit other interrupts from interfering. The corresponding interrupt request bit is cleared and the interrupt jump destination address is read from the vector table into the program counter.

Notes on Use

When the active edge of an external interrupt (INT₀—INT₄) is changed or when switching interrupt sources in the same vector address, the corresponding interrupt request bit may also be set. Therefore, plese take following sequence;

- (1) Disable the external interrupt which is selected.
- (2) Change the active edge selection.
- (3) Clear the interrupt request bit which is selected to "0".
- (4) Enable the external interrupt which is selected.

Table 1. Interrupt vector addresses and priority

lata munt Causa	Del celte :	Vector Addre	sses (Note 1)	Interrupt Request	Remarks
Interrupt Source	Priority	High.	Low	Generating Conditions	Remarks
Reset (Note 2)	1	FFFD ₁₆	FFFC ₁₆	At reset	Non-maskable
INT _o	2	FFFB ₁₆	FFFA ₁₆	At detection of either rising or falling edge of INT ₀ input	External interrupt (active edge selectable)
INT ₁	3	FFF9 ₁₆	FFF8 ₁₆	At detection of either rising or falling edge of INT ₁ input	External interrupt (active edge selectable)
INT ₂	4 .	FFF7 ₁₆	FFF6 ₁₆	At detection of either rising or falling edge of INT ₂ input	External interrupt (active edge selectable)
Serial I/O1	. 5	FFF5 ₁₆	FFF4 ₁₆	At completion of data transfer At completion of final data	Valid when serial I/O ordinary mode is selected Valid when serial I/O automa-
tic transfer				transfer	tic transfer mode is selected
Serial I/O2	6	FFF3 ₁₆	FFF2 ₁₆	At completion of data transfer	
Timer 1	7	FFF1 ₁₆	FFF0 ₁₆	At timer 1 underflow	
Timer 2	8	FFEF ₁₆	FFEE ₁₆	At timer 2 underflow	STP release timer underflow
Timer 3	9	FFED ₁₆	FFEC ₁₆	At timer 3 underflow	
Timer 4	10	FFEB ₁₆	FFEA ₁₆	At timer 4 underflow	,
Timer 5	11	FFE9 ₁₆	FFE8 ₁₆	At timer 5 underflow	
Timer 6	12	FFE7 ₁₆	FFE6 ₁₆	At timer 6 underflow	
INT ₃	13	FFE5 ₁₆	FFE4 ₁₆	At detection of either rising or falling edge of INT ₃ input	External interrupt (active edge selectable)
INT ₄	14	FFE3 ₁₆	FFE2 ₁₆	At detection of either rising or falling edge of INT4 input	External interrupt valid when INT4 interrupt is selected (active edge selectable)
A-D converter				At completion of A-D conversion	Valid when A-D interrupt is selected
FLD blanking			5550	At falling of final digit	Valid when FLD blanking inter- rupt is selected
FLD digit	15	FFE1 ₁₆	FFE0 ₁₆	At rising of each digit	Valid when FLD digit interrupt is selected
BRK instruction	16	FFDD ₁₆	FFDC ₁₆	At BRK instruction execution	Non-maskable software interrupt

Note 1. Vector addresses contain interrupt jump destination addresses.



^{2.} Reset function in the same way as an interrupt with the highest priority.




Fig. 6 Interrupt control




Fig. 7 Structure of interrupt-related registers





TIMERS

The 3818 group has six built-in timers: timer 1, timer 2, timer 3, timer 4, timer 5, and timer 6. All timers are count down. When the timer reaches " 00_{16} ", at the next count pulse the contents of the corresponding timer latch is loaded into the timer, and sets the corresponding interrupt request bit to 1. Each timer also has a stop bit that stops the count of that timer when it is set to "1".

Note that the system clock ϕ can be set to either highspeed mode or low-speed mode by the CPU mode register

Timer 1 and Timer 2

The count sources of timer 1 and timer 2 can be selected by setting the timer 12 mode register.

Timer 1 can also output a rectangular waveform from the P4₆/T1_{OUT} pin. The waveform changes polarity each time timer 1 overflows.

The active edge of the external signal CNTR₀ can be set by the interrupt edge selection register.

When the chip is reset or the STP instruction is executed, all bits of the timer 12 mode register are cleared, timer 1 is set to "FF₁₆", and timer 2 is set to "01₁₆".

Timer 3 and Timer 4

The count sources of timer 3 and timer 4 can be selected by setting the timer 34 mode register.

Timer 3 can also output a rectangular waveform from the $P4_7/T3_{OUT}$ pin. The waveform changes polarity each time timer 3 overflows.

The active edge of the external signal CNTR₁ can be set by the interrupt edge selection register.

Timer 5 and Timer 6


The count sources of timer 5 and timer 6 can be selected by setting the timer 56 mode register.

Timer 6 can also output a rectangular waveform from the $P6_1/PWM_1$ pin. The waveform changes polarity each time timer 6 overflows.

Timer 6 PWM₁ Mode

Timer 6 can also output a rectangular waveform of n cycles high and m cycles low. The n is the value set in timer latch 6 (address 0025₁₆) and m is the value in the timer 6 PWM register (address 0027₁₆). If n is "0", the PWM₁ output is "L", if m is "0" and n is not "0", then the PWM₁ output is "H". In PWM mode, interrupts are generated at the rising edge of the PWM₁ output.





■ 6249828 DO24051 414 I






Fig. 9 Structure of timer-related registers




Fig. 10 Timing in timer 6 PWM1 mode





SERIAL I/O

The 3818 group has two built-in 8-bit clock synchronized serial I/O channels (serial I/O1 and serial I/O2). Serial I/O1 has a built-in automatic transfer function.Normal serial operation can be set via the serial I/O automatic transfer control register (address 001A₁₆).

Serial I/O2 can only be used in normal operation mode. The I/O pins of the serial I/O function also operate as I/O port P5, and their operation is selected by the serial I/O control registers (addresses 0019_{16} and $001D_{16}$).




Fig. 11 Serial I/O block diagram



Serial I/O Control Registers (SIO1CON, SIO2CON) 0019₁₆, 001D₁₆

Each of the serial I/O control registers (addresses 0019₁₆ and 001D₁₆) contains seven bits that select various control parameters of the serial I/O function.




Fig. 12 Structure of serial I/O control registers

Serial I/O ordinaly Mode

Either an internal clock or an external clock can be selected as the synchronous clock for serial I/O transfer. A dedicated divider is built-in as the internal clock, for selecting of six clocks.

If internal clock is selected, transfer start is activated by a write signal to a serial I/O register (address $001B_{16}$ or $001F_{16}$). After eight bits have been transferred, the S_{OUT} pin goes to high impedance.

If external clock is selected, the clock must be controlled externally because the contents of the serial I/O register continue to shift during inputting the transfer clock is. In this case, note that the S_{OUT} pin does not go to high impedance state at the completion of data transfer. The interrupt request bit is set at the end of the transfer of eight bits, regardless of whether the internal or external clock is selected.




Fig. 13 Serial I/O timing in normal mode (for LSB first)

Serial I/O Automatic Transfer Mode

The serial I/O1 function has an automatic transfer function. For automatic transfer, switch to the automatic transfer mode by setting the serial I/O automatic transfer control register (address 001A₁₆).

The following memory spaces are added to the circuits used for the serial I/O1 function in ordinary mode, to enable automatic transfer mode:

- 32 bytes of serial I/O automatic transfer RAM
- · A serial I/O automatic transfer control register
- · A serial I/O automatic transfer interval register
- A serial I/O automatic transfer data pointer

When using serial I/O automatic transfer, set the serial I/O control register (address 0019_{16}) in the same way as for the serial I/O ordinary mode. However, note that when external clock is selected and bit 4 (the \overline{S}_{RDY1} output selection bit) of the serial I/O1 control register is set to "1", port P5₃ becomes the \overline{CS} input pin by setting.

Serial I/O Automatic Transfer Control Register (SIOAC) 001A₁₆

The serial I/O automatic transfer control register (address 001A₁₆) contains four bits that select various control parameters for automatic transfer.




Fig. 14 Structure of serial I/O automatic transfer control register





Serial I/O Automatic Transfer Data Pointer (SIODP) 0018₁₆

The serial I/O automatic transfer data pointer (address 0018_{16}) contains five bits that indicate addresses in serial I/O automatic transfer RAM (each address in memory is actually the value in the serial I/O automatic transfer data pointer plus 0100_{16}).

Set the serial I/O automatic transfer data pointer to (the number of transfer data—1), to specify the storage position of the start of data.

Serial I/O Automatic Transfer RAM

The serial I/O automatic transfer RAM is the 32 bytes from address 0100_{16} to address $011F_{16}$.




Fig. 15 Bit allocation of serial I/O automatic transfer RAM

Setting of Serial I/O Automatic Transfer Data

When data is stored in the serial I/O automatic transfer RAM, it is stored with the start of the data at the address set by the serial I/O automatic transfer data pointer and the end of the data at address 0100₁₆.

Serial I/O Automatic Transfer Interval Register (SIOAI) 001C₁₆

The serial I/O automatic transfer interval register (address 001C₁₆) consists of a 5-bit counter that determines the transfer interval Ti during automatic transfer.

If a value n is written to the serial I/O automatic transfer interval register, a value of $Ti = (n+2) \times Tc$ is generated, where Tc is the length of one bit of the transfer clock. However, note that this transfer interval setting is only valid when internal clock has been selected as the clock source.




Fig. 16 Serial I/O automatic transfer interval timing



Setting of Serial I/O Automatic Transfer Timing

Use the serial I/O1 control register (address 0019_{16}) and the serial I/O automatic transfer interval register (address $001C_{16}$) to set the timing of serial I/O automatic transfer.

The serial I/O1 control register sets the transfer clock speed, and the serial I/O automatic transfer interval register sets the serial I/O automatic transfer interval.

This setting of transfer interval is valid only when internal clock is selected as the clock source.

Start of Serial I/O Automatic Transfer

Automatic transfer mode is set by writing "1" to bit 0 of the serial I/O automatic transfer control register (address 001A₁₆), then automatic transfer starts when "1" is written to that bit. Bit 1 of the serial I/O automatic transfer control register is always "1" during automatic transfer; writing "0" to it is one way to complete automatic transfer.

Operation in Serial I/O Automatic Transfer Modes

There are two modes for serial I/O automatic transfer: full duplex mode and transmit-only mode. Either internal or external clock can be selected for each of these modes.

Operation in FullDuplex Mode

In fullduplex mode, data can be transmitted and received at the same time. Data in the automatic transfer RAM is sent in sequence and simultaneously receive data is written to the automatic transfer RAM, in accordance with the serial I/O automatic transfer data pointer.

The transfer timing of each bit is the same as in ordinary operation mode, and the transfer clock stops at "H" after eight transfer clocks are counted. If internal clock is selected, the transfer clock remains at "H" for the time set by the serial I/O automatic transfer interval register, then the data at the next address indicated by the serial I/O automatic transfer data pointer is transferred. If external clock is selected, the setting of the automatic transfer interval register is invalid, so the user must ensure that the transfer clock is controlled externally.

Data transfer ends when the contents of the serial I/O automatic transfer pointer reach "00₁₆". At that point, the serial I/O automatic transfer interrupt request bit is set to "1" and bit 1 of the serial I/O automatic transfer control register is cleared to "0" to complete the serial I/O automatic transfer.

Operation in Transmit-Only Mode

The operation in transmit-only mode is the same as that in full duplex mode, except that data is not transferred from the serial I/O1 register to the serial I/O automatic transfer RAM.




Fig. 17 Serial I/O1 register in fullduplex mode

. 6249828 0024057 932 **.**



If Internal Clock is Selected

If internal clock is selected, the P5 $_3/S_{RDY1}/CS/S_{CLK12}$ pin can be used as the $\overline{S_{RDY1}}$ pin by setting the SC1 $_4$ bit to "1". If internal clock is selected, the P5 $_3$ pin can be used as the synchronization clock output pin S_{CLK12} by setting the SIOAC $_3$ bit to "1". In this case, the S_{CLK11} pin is at high impedance.

Select the function of the P5₃/ $\overline{S}_{RDY1}/\overline{CS}/S_{CLK12}$ and P5₂/ S_{CLK11} pins by setting bit 3 (SC1₃), bit 4 (SC1₄), and bit 6 (SC1₆) of the serial I/O1 control register (address 0019₁₆) and bit 3 (SIOAC₃) of the serial I/O automatic transfer control register (address 001A₁₆). (Refer to Table 2.)

If using the S_{CLK11} and S_{CLK12} pins for switching, set the $P5_3/S_{RDY1}/CS/S_{CLK12}$ pin to $P5_3$ by setting the $SC1_4$ bit to "0", and set the $P5_3$ direction register to input mode.

Make sure that the SIOAC₃ bit is switched after automatic transfer is completed, while the transfer clock is still "H".

Table 2. S_{CLK11} and S_{CLK12} selection

SC1 ₆	SC1₄	SC3 ₃	SIOAC ₃	P5 ₂ /S _{CLK11}	P53/SCLK12
			0	S _{CLK11}	P5 ₃
1	0	1	,	High	
			'	impedanse	S _{CLK12}

Note. SC1₃: Serial I/O1 port selection bit

SC1₄: S_{RDY1} output selection bit

SC1₆: Synchronization clock selection bit

SIOAC₃: Synchronization clock output pin selection bit




Fig. 18 Timing during serial I/O automatic transfer (Internal clock selected, Sapy used)




Fig. 19 Timing during serial I/O automatic transfer (internal clock selected, S_{CLK11} and S_{CLK12} used)





If External Clock is Selected

one byte of data has been transferred.

If an external clock is selected, the internal clock and the transfer interval set by the serial I/O automatic transfer interval register are invalid, but the serial I/O output pin S_{OUT} and the internal transfer clock can be controlled from the outside by setting the $\overline{S_{\text{RDY1}}}$ and $\overline{\text{CS}}$ (input) pins.

When the $\overline{\text{CS}}$ input is "L", the S_{OUT} pin and the internal transfer clock are enabled. When the $\overline{\text{CS}}$ input is "H", the S_{OUT} pin is at high impedance and the internal transfer clock is at "H".

Select the function of the $P5_3/\overline{S}_{RDY1}/\overline{CS}/S_{CLK12}$ pin by setting bit 4 (SC1₄) and bit 6 (SC1₆) of the serial I/O1 control register (address 0019₁₆) and bit 0 (SIOAC₀) of the serial I/O automatic transfer control register (address 001A₁₆). Make sure that the \overline{CS} pin switches from "L" to "H" or from "H" to "L" while the transfer clock (S_{CLK} input) is "H" after

If external clock is selected, make sure that the external clock goes "L" after at least 9 cycles of the internal system clock ϕ after the start bit is set. Leave at least 11 cycles of the system clock ϕ free for the transfer interval after one byte of data has been transferred.

If CS input is not being used, note that the S_{OUT} pin will not go high impedance, even after transfer is completed.

If \overline{CS} input is not being used, or if \overline{CS} is "L", control the external clock because the data in the serial I/O register will continue to shift while the external clock is input, even after the completion of automatic transfer. (Note that the automatic transfer interrupt request bit is set and bit 1 of the automatic transfer register is cleared at the point at which the specified number of bytes of data have been transferred.)

Table 3. P5₃/S_{RDY1}/CS selection

SC1 ₆	SC1₄	SIOAC ₀	P5 ₃ /S _{RDY1} /CS
	0	×	P5 ₃
0	0 1	0	SRDYI
	'	1	CS

Note. SC1₄: S_{RDY1} output selection bit SC1₆: Synchronization clock selection bit SIOAC₀: Automatic transfer control bit




Fig. 20 Timing during serial I/O automatic transfer (external clock selected)

PULSE WIDTH MODULATION (PWM) OUTPUT CIRCUIT

The 3818 group has a PWM function with a 14-bit resolution. When the oscillation frequency $X_{\rm IN}$ is 8MHz, the minimum resolution bit width is 250ns and the cycle period is 4096 μ s. The PWM timing generator supplies a PWM control signal based on a signal that is half the frequency of the $X_{\rm IN}$ clock.

The explanation in the rest of this data sheet assumes $f(X_{|N})=8MHz$.




Fig. 21 PWM block diagram

Data Set-up

The PWM output pin also functions as port P6 $_0$. Set port P6 $_0$ to be the PWM output pin by setting bit 0 of the PWM mode register (address $002B_{16}$). The high-order eight bits of output data are set in the high-order PWM register PWMH (address $002C_{16}$) and the low-order six bits are set in the low-order PWM register PWML (address $002D_{16}$).

Transfer From Register to Latch

Data written to the PWML register is transferred to the PWM latch once in each PWM period (every $4096\mu s$), and data written to the PWMH register is transferred to the PWM latch once in each sub-period (every $64\mu s$). When the PWML register is read, the contents of the latch are read. However, bit 7 of the PWML register indicates whether the transfer to the PWM latch is completed; the transfer is completed when bit 7 is "0".

Table 4. Relationship between lower 6 bits of data and period set by the ADD bit

Lower 6 Bits of Data (PWML)	Sub-periods tm Lengthened (m =0 to 63)				
000000	None				
000001	m=32				
000010	m=16, 48				
000100	m = 8, 24, 40, 56				
001000	m = 4, 12, 20, 28, 36, 44, 52, 60				
010000	m=2, 6, 10, 14, 18, 22, 26, 30, 34, 38, 42, 46, 50, 54, 58, 62				
100000	m=1,3,5,7,,,57,59,61,63				

PWM Operation

The timing of the 14-bit PWM function is shown in Fig. 24. The 14-bit PWM data is divided into the low-order six bits and the high-order eight bits in the PWM latch.

The upper eight bits of data determine how long an "H"-level signal is output during each sub-period. There are 64 sub-periods in each period, and each sub-period is $256 \times \tau$ (64 μ s) long. The signal is "H" for a length equal to N times τ , where τ is the minimum resolution (250ns).

The contents of the low-order six bits of data enable the lengthening of the high signal by τ (250ns). As shown in Fig. 21, the six bits of PWML determine which sub-cycles are lengthened.

As shown in Fig. 24, the leading edge of the pulse is lengthened. By changing the length of specific sub-periods instead of simply changing the "H" duration, an accurate waveform can be duplicated without the use of complex external filters.

For example, if the high-order eight bits of the 14-bit data are 03_{16} and the low-order six bits are 05_{16} , the length of the "H"-level output in sub-periods t_8 , t_{24} , t_{32} , t_{40} , and t_{56} is 4 τ , and its length 3 τ in all other sub-periods.




Fig. 22 PWM timing



6249858 0054067 363




Fig. 23 Structure of PWM mode register




Fig. 24 14-bit PWM timing

A-D CONVERTER

The functional blocks of the A-D converter are described below.

A-D Conversion Register (AD) 003116

The A-D conversion register is a read-only register that contains the result of an A-D conversion. This register should not be read during an A-D conversion.

A-D Control Register (ADCON) 003016

The A-D control register controls the A-D conversion process. Bits 0 to 2 of this register select specific analog input pins. Bit 3 signals the completion of an A-D conversion. The value of this bit remains at "0" during an A-D conversion, then changes to "1" when the A-D conversion is completed. Writing "0" to this bit starts the A-D conversion.

Comparison Voltage Generator

The comparison voltage generator divides the voltage between ${\rm AV}_{\rm SS}$ and ${\rm V}_{\rm REF}$ by 256, and outputs the divided voltages.

Channel Selector

The channel selector selects one of the input ports $P7_7/AN_7$ to $P7_0/AN_0$.

Comparator and Control Circuit

The comparator and control circuit compares an analog input voltage with the comparison voltage and stores the result in the A-D conversion register. When an A-D conversion is completed, the control circuit sets the AD conversion completion bit and the AD interrupt request bit to "1". Note that the comparator is constructed linked to a capacitor, so set $f(X_{IN})$ to at least 500kHz during A-D conversion.




Fig. 25 Structure of A-D control register




Fig. 26 A-D converter block diagram





FLD CONTROLLER

The 3818 group has fluorescent display (FLD) drive and control circuits.

The FLD controller consists of the following components:

- 24 pins for segments
- · 16 pins for digits
- FLDC mode register
- · FLD data pointer
- FLD data pointer reload register
- · Port P3 segment/digit switching register

- · Port P0 digit/port switching register
- Port P8 segment/port switching register
- · Key-scan blanking register
- · 48-byte FLD automatic display RAM

Eight to twenty-four pins can be used as segment pins and four to sixteen pins can be used as digit pins.

Note that only 32 pins (maximum) can be used as segment and digit pins.

In the FLD automatic display mode ports $P1_0$ to $P1_3$ function as digit pins DIG_8 to DIG_{11} automatically.




Fig. 27 FLD control circuit block diagram





FLDC Mode Register (FLDM) 003616

The FLDC mode register (address 0036₁₆) is a seven bit control register which is used to control the FLD automatic display.

Key-scan Blanking Register (KSCN) 0035₁₆ The key-scan blanking register (address 0035₁₆) is a two

the key-scan blanking register (address 0035₁₆) is a two bit register which sets the blanking period T_{SCan} between the last digit and the first digit of the next cycle.




Fig. 28 Structure of FLDC mode register (FLDM)




Fig. 29 Structure of key-scan blanking register (KSCN)

FLD Automatic Display Pins

The FLD automatic display function of Ports P3, P0, P9, and P8 is selected by setting the automatic display control bit of

the FLDC mode register (address 0036₁₆) to "1". When using the FLD automatic display mode, set the number of segments and digits for each port.

Table 5. Pins in FLD automatic display mode

Port Name	Automatic Display Pins	Setting Method			
P8 ₀ -P8 ₇	SEG_0 - SEG_7 or $P8_0$ - $P8_7$	The individual bits of the Port P8 segment/port switching register (address 0034 ₁₆) can be used to set each pin to either segment (*1") or normal port input ("0").			
P9 ₀ -P9 ₇	SEG ₈ -SEG ₁₅	None (segment only)			
P3 ₀ -P3 ₇	SEG_{16} - SEG_{23} or DIG_0 - DIG_7	The individual bits of the Port P3 segment/digit switching register (address 0032 ₁₈) can be used to set each pin to segment ("1") or digit ("0"). (Note)			
P0 ₀ -P0 ₃	DIG ₈ -DIG ₁₁	None (digit only, use all bits always)			
P0 ₄ -P0 ₇	DIG ₁₂ -DIG ₁₅ or P0 ₄ -P0 ₇	The individual bits of the Port P0 digit/port switching register (address 0033 ₁₆) can be used to set each pin to digit ("1") or normal port output ("0"). (Note)			

Note. Always set digits in sequence.

Number of segments Number of digits Port P8 (has Port P8 segment/ port switching register)	16 4 0 P8 ₀ 0 P8 ₁ 0 P8 ₂ 0 P8 ₃ 0 P8 ₃ 0 P8 ₄ 0 P8 ₅ 0 P8 ₆ 0 P8 ₆	8 12 0 P8 ₀ 0 P8 ₁ 0 P8 ₂ 0 P8 ₃ 0 P8 ₄ 0 P8 ₅ 0 P8 ₆ 0 P8 ₆	16 10 0 P6 ₀ 0 P8 ₁ 0 P8 ₂ 0 P8 ₃ 1 SEG ₄ 1 SEG ₆ 1 SEG ₇	24 8 1 SEG ₀ 1 SEG ₁ 1 SEG ₂ 1 SEG ₃ 1 SEG ₄ 1 SEG ₆ 1 SEG ₆ 1 SEG ₇	16 16 1 SEG ₀ 1 SEG ₁ 1 SEG ₂ 1 SEG ₃ 1 SEG ₄ 1 SEG ₆ 1 SEG ₆ 1 SEG ₆
Port P9 (segment only)	SEG ₈ SEG ₉ SEG ₁₀ SEG ₁₁ SEG ₁₂ SEG ₁₃ SEG ₁₄ SEG ₁₆	SEG ₈ SEG ₁₀ SEG ₁₀ SEG ₁₁ SEG ₁₂ SEG ₁₃ SEG ₁₄ SEG ₁₆	SEG ₈ SEG ₉ SEG ₁₀ SEG ₁₁ SEG ₁₂ SEG ₁₃ SEG ₁₄ SEG ₁₅	SEG ₈ SEG ₉ SEG ₁₀ SEG ₁₁ SEG ₁₂ SEG ₁₃ SEG ₁₄ SEG ₁₅	SEG _B SEG ₉ SEG ₁₀ SEG ₁₁ SEG ₁₂ SEG ₁₃ SEG ₁₄ SEG ₁₅
Port P3 (has Port P3 segment/ digit switching register)	1 SEG ₁₆ 1 SEG ₁₇ 1 SEG ₁₈ 1 SSG ₁₉ 1 SEG ₂₀ 1 SEG ₂₁ 1 SEG ₂₂ 1 SEG ₂₃	0 DIG ₀ →G12 0 DIG ₁ →G11 0 DIG ₂ →G10 0 DIG ₃ →G9 0 DIG ₄ →G8 0 DIG ₅ →G7 0 DIG ₆ →G6 0 DIG ₇ →G5	1 SEG ₁₆ 1 SEG ₁₇ 1 SEG ₁₈ 1 SEG ₁₈ 1 SEG ₁₉ 0 DIG ₄ →G10 0 DIG ₅ →G9 0 DIG ₆ →G8 0 DIG ₇ →G7	1 SEG ₁₆ 1 SEG ₁₇ 1 SEG ₁₈ 1 SEG ₁₉ 1 SEG ₂₀ 1 SEG ₂₁ 1 SEG ₂₂ 1 SEG ₂₂	0 DIG ₀ →G16 0 DIG ₁ →G15 0 DIG ₂ →G14 0 DIG ₃ →G13 0 DIG ₄ →G12 0 DIG ₅ →G11 0 DIG ₆ →G10 0 DIG ₇ →G9
Port P0 (has Port P0 digit/port switching register)	$\begin{array}{c} \text{DIG}_{8} \rightarrow \text{G4} \\ \text{DIG}_{0} \rightarrow \text{G3} \\ \text{DIG}_{10} \rightarrow \text{G2} \\ \text{DIG}_{11} \rightarrow \text{G1} \\ 0 \text{PO}_{4} \\ 0 \text{PO}_{5} \\ 0 \text{PO}_{6} \\ 0 \text{PO}_{7} \\ \end{array}$	$\begin{array}{c} \text{DIG}_8 \to \text{G4} \\ \text{DIG}_9 \to \text{G3} \\ \text{DIG}_{10} \to \text{G2} \\ \\ \text{DIG}_{11} \to \text{G1} \\ \\ \text{O} \text{PO}_6 \\ \\ \text{O} \text{PO}_6 \\ \\ \text{O} \text{PO}_7 \\ \\ \end{array}$	$\begin{array}{c c} DIG_8 \rightarrow G6 \\ DIG_9 \rightarrow G5 \\ DIG_{10} \rightarrow G4 \\ DIG_{11} \rightarrow G3 \\ \hline 1 & DIG_{12} \rightarrow G2 \\ \hline 1 & DIG_{13} \rightarrow G1 \\ 0 & P0_6 \\ \hline 0 & P0_7 \\ \end{array}$	$\begin{array}{c} \text{DIG}_8 \to \text{G8} \\ \text{DIG}_9 \to \text{G7} \\ \text{DIG}_{10} \to \text{G6} \\ \text{DIG}_{11} \to \text{G5} \\ \hline 1 \text{DIG}_{12} \to \text{G4} \\ 1 \text{DIG}_{13} \to \text{G3} \\ \hline 1 \text{DIG}_{14} \to \text{G2} \\ 1 \text{DIG}_{15} \to \text{G1} \\ \end{array}$	$\begin{array}{c} DIG_8 \to G8 \\ DIG_9 \to G7 \\ DIG_{10} \to G6 \\ DIG_{11} \to G5 \\ \hline 1 \ DIG_{12} \to G4 \\ \hline 1 \ DIG_{13} \to G3 \\ \hline 1 \ DIG_{14} \to G2 \\ \hline 1 \ DIG_{15} \to G1 \\ \end{array}$

Fig. 30 Segment/digit setting example





FLD Automatic Display RAM

The FLD automatic display RAM area is the 48 bytes from addresses 0040_{16} to $006F_{16}$. The FLD automatic display RAM area can be used to store 3-byte data items for a maximum of 16 digits. Addresses 0040_{16} to $004F_{16}$ are used for P8 segment data, addresses 0050_{16} to $005F_{16}$ are used for P9 segment data, and addresses 0060_{16} to $006F_{16}$ are used for P3 segment data.

FLD Data Pointer and FLD Data Pointer Reload Register

The FLD data pointer indicates the data address in the FLD automatic display RAM to be transferred to a segment, and the FLD data pointer reload register indicates the address of the first digit of segment P3.

Both the FLD data pointer and the FLD data pointer reload register are allocated to address 0037₁₆ and are 6-bits wide. Data written to this address is written to the FLD data pointer reload register, data read from this address is read from the FLD data pointer.

The actual memory address is the value of the data pointer plus 40_{16} , 50_{16} , or 60_{16} .

The contents of the FLD data pointer indicate the first address of segment P3 (the content of the FLD data pointer reload register) at the start of automatic display. The content of the FLD data pointer changes repeatedly as follows: when transferring the segment P3 data to the segment, the content decreases by—16; when transferring the segment P9 data to the segment, it decreases by—16; when transferring the segment P8 data to the segment, it increases by \pm 31. After it reaches "0016", the value in the FLD data pointer reload register is transferred to the FLD data pointer. In this way, three bytes of data for the P3, P9, and P8 segments of one digit are transferred.




Fig. 31 FLD automatic display RAM and bit allocation

Data Setup

When data is stored in the FLD automatic display RAM, the end of segment P8 data is stored at address 0040₁₆, the end of segment P9 data is stored at address 0050₁₆, and the end of segment P3 data is stored at address 0060₁₆. The head of each of the segment P8, P9, and P3 data is stored at an address that is the number of digits—1 away from the corresponding address 0040₁₆, 0050₁₆, 0060₁₆.

Set the value (the number of digits - 1) to the low-order four bits of the FLD data pointer reload register. "1" is always written to bit 5, and "0" is always written to bit 4. Note that "0" is always read from bit 5 or 4 during a read.

For 17 segments and 15 digits

Bit Address	7	6	5	4	3	2	1	0
004016	777	777	///	77	///	77	111	177
	///	+	\mathcal{W}	\mathcal{W}	\mathcal{W}	///	///	1
0041 ₁₆	///	///	\mathcal{W}	$\mathcal{W}_{\mathcal{F}}$	V//	<i>Y//</i>	\mathcal{H}	H
004216	///	///	\mathcal{W}	///	///	<i>///</i>	<i>{///</i>	//
004316	///	///	V//	\mathcal{W}	\mathcal{U}	///	<i>\</i>	///
004416	///	\mathcal{H}	\mathcal{W}	///	W	///	<i>\//</i>	///
004516	///	///	<i>Y//</i>	<i>HH</i>	H/H	//	/// /	///
0046 ₁₆	///	///	<i>Y//</i>	HH	H/H	///	///	//
004716	W	///	<i>Y//</i>	///	H/H	///	<i>///</i>	///
004816	\mathcal{W}	///	///	///	W	///	///	///
004916	V//	4//	<i>V//</i> ,	///	V//	///	///	///
004A ₁₆	///	///	<i>V//</i> ,	///	$\langle // \rangle$	///	///	///
004B ₁₆	///	///	///	///	///	///	///	///
004C ₁₆	///	Y//,	Y//,	<i>{///</i>		///	///	V//
004D ₁₆	///	///	<i>///</i>	///	///	44	///	$V\!\!\!\!/\!\!\!\!/$
004E ₁₆	\mathbb{Z}	\angle	///	\mathbb{Z}	///	///	///	ZZ
004F ₁₈	, , , ,	, , ,	ļ., ,.,	ļ.,,	, , ,	, , , ,		ļ.,.,
005016		///		///	$\angle \angle A$	\mathcal{U}	\mathbb{Z}	\mathbb{Z}
005116					$\angle\angle\angle$	ZZZ	ZZ	\mathbb{Z}
005216				ZZZ	$\mathbb{Z}\mathbb{Z}$	ZZ	\mathbb{Z}	ZZ
005316				ZZZ	$\mathbb{Z}\mathbb{Z}$		$\mathbb{Z}\mathbb{Z}$	
005416				ZZZ	$\mathbb{Z}\mathbb{Z}$		\mathbb{Z}	
005516							ZZ	///
005616		777		///		ZZ	ZZ	///
005716		777	///	III		777,	777	
005816		777	777	///		777	77	777
005916		777	///	///		///	///	77.
005A ₁₈		777	///	///	777	777)	777	77
005B ₁₆	777	777	777	777		777	777	///
005C ₁₆	777	777	777	777			777	
005D ₁₆	777	7//	777	777)		77		11
005E ₁₆	7//	///	777)	777)			7//	///
005F ₁₆							, , ,	
006016								777
006116								777
006216								777
006316								///
006416		-						///
006516								///
006618					İ			117
006716							-	///
006816								///
006916								///
006A ₁₆								///
006B ₁₆					.			///
006C ₁₆					+			H
006D ₁₆				\dashv				// .
006E ₁₆								// /
JUJ-16							- 1	111

For 24 segments and 8 digits (FLD data pointer reload register=7)

Bit	T	1	I		T	T		
Address	7	6	5	4	3	2	1	0
004016	1777	1777	777	177	777	77	1777	1771
004016	///	H/H	H/H	4//	\mathcal{V}/\mathcal{I}	///	///	H/H
004116	///	H/H	H/H	4//	V//	<i>Y//</i>	<i>\</i>	$\langle // \rangle$
004218	///	H/H	H	4///	\mathcal{W}	///	<i>Y-/-</i>	\mathcal{H}
004316	V//	H	<i>\</i>	$\mathcal{U}\mathcal{U}$	\mathcal{W}	VV	<i>Y//</i>	V/I
004416	<i>Y/</i>	<i>X//</i>		1///	$\mathcal{V}/\!/$	V / I	<i>Y/</i> ,	V/A
004516	V//,	<i>Y / / /</i>	\mathcal{U}	1///	$\mathcal{V} \mathcal{V}$	V/I	V/L	V/A
004616	V//,	<i>Y//</i>	<i>Y_</i>	Y //	$\mathcal{V} \mathcal{I}$	VII	$V\!\!\!\!/\!\!\!\!/\!\!\!\!\!/$	V/Z/A
004716	VII	XZZ.	\mathbb{Z}	1///	1///	VII	///	ZZZ
004816					<u> </u>			
004916								
004A ₁₆								
004B ₁₆					l	<u> </u>		
004C ₁₆								
004D ₁₆								
004E ₁₆								
004F ₁₆				T				
005016	777	V77.	777	177	17/9	777	777	777
005116	7/7	V//	1//	1//	1//	1//	///	
005216		V//	///			///	117	
005316	111	1//	///	1//		///		
005416	///	1//	1//	1//		///	///	
005516	///	V//	///	1//	1//	11	///	\mathcal{H}
005616	///	V//.	///	1//	///	///		+//
005716	111	///	///	1//	///			\mathcal{H}
005816	-/-/	7.7.7	///	/-/-	///	///		-4
005916								
005A ₁₆								
005B ₁₆					\ \ \			
005C ₁₆	<u> </u>				-	-		
005D ₁₆								
005E ₁₆								
005F ₁₆								
006016	///	777	777	177	77		777	771
		\mathcal{H}	\mathcal{H}	\mathcal{W}	HH	H	44	+
0061 ₁₆ 0062 ₁₆	H	\mathcal{H}	///	\mathcal{H}	H/H	H	$\langle // \rangle$	44
000216	1//	\mathcal{H}	\mathscr{W}	\mathcal{H}	\mathcal{U}	4/1	H	/// /
006316	\mathcal{H}	\mathcal{H}	///	\mathcal{H}	$\langle // \rangle$	44	4/1	/// l
006416	\mathcal{H}	$\mathcal{H}A$	H/H	///	///	4/4	H	\mathcal{H}
006516	HA	$\mathcal{H}A$	\mathcal{H}	$\mathcal{H}A$		4/4	///	44
006616	\mathcal{H}	$\mathcal{H}A$	HH	$\mathcal{U}\mathcal{H}$	$\langle // \rangle$	$\langle // \rangle$	///	\mathcal{H}
006716	ZZ	7/4	///	///	ZZZ		$\langle \angle \angle A \rangle$	$\angle \angle \angle$
006816					[
006916								
006A ₁₆								
006B ₁₆								
006C ₁₆								
006D ₁₆								
006E ₁₆								
006F ₁₆								

Fig. 32 Example of using the FLD automatic display RAM.

· **-** 6249828 0024068 718 **-**

Note. ZZZ Shaded areas are not used.



Timing Setting

The digit timing (T_{disp}) and digit/segment turn-off timing (T_{off}) can be set by the FLDC mode register (address 0036_{16}). The scan timing (T_{scan}) can be set by the keyscan blanking register (address 0035_{16}).

Note that flickering will occur if the repetition frequency (1/ $(T_{disp} \times number of digits + T_{scan})$) is an integral multiple of the digit timing T_{disp} .

FLD Start

To perform FLD automatic display, you have to use the following registers.

- · Port P3 segment/digit switching register
- · Port P0 digit/port switching register
- · Port P8 segment/port switching register
- · Key-scan blanking register
- · FLD data pointer
- FLDC mode register

Automatic display mode is activated by writing "1" to bit 0

of the FLDC mode register (address 0036_{16}), and the automatic display is started by writing "1" to bit 1.

During automatic display bit 1 always keeps "1", automatic display can be interrupted by writing "0" to bit 1.

If key-scan is to be performed by segment during the keyscan blanking period T_{scan},

- Write "0" to bit 0 (automatic display control bit) of FLDC mode register (address 0036₁₆).
- 2. Set the port corresponding to the segment to the normal port
- After the key-scan is performed, write "1" (automatic display mode) to bit 0 of FLDC mode register (address 0036₁₆).

Note on performance of key-scan in the above 1 to 3 order.

- 1. Do not write "0" to bit 1 of FLDC mode register (address 0036_{16}).
- 2. Do not write "1" to the port corresponding to the digit.




Fig. 33 FLDC timing



RESET CIRCUIT

After a reset, the microcomputer will start in high-speed operation start mode or low-speed operation start mode depending on a mask-programmable option.

High-Speed Operation Start Mode

In high-speed operation start mode, to reset the microcomputer occurs, the \overline{RESET} pin is held at an "L" level for 2 μs or more. Then is returned to an "H" level (the power source voltage should be between 4.0V and 5.5V), reset is released. Both the X_{IN} and the X_{CIN} clocks begin oscillating. In order to give the X_{IN} clock time to stabilize, internal operation begins until after 13 X_{IN} clock cycles are completed. After the reset is completed, the program starts from the address contained in address FFFD16 (high-order byte) and address FFFC16 (low-order byte).




Fig. 34 Poweron reset circuit example

Low-Speed Operation Start Mode

In low-speed operation start mode, to reset the microcomputer occurs, the $\overline{\rm RESET}$ pin is held at an "L" level for $2\mu s$ or more. Then is returned to an "H" level (the power source voltage should be between 2.8V and 5.5V). The $X_{\rm IN}$ clock does not begin oscillating. In order to give the $X_{\rm CIN}$ time to stabilize, timer 1 and timer 2 are connected together and 512 cycles of the $X_{\rm CIN}/16$ are counted before internal operation begins. After the reset is completed, the program starts from the address contained in address FFFD16 (high-order byte) and address FFFC16 (low-order byte).

If the X_{CIN} clock is stable, reset will complete after approximately 250ms (assuming $f(X_{\text{CIN}})$ =32.768kHz).

Immediately after a poweron, the stability of the clock circuit will determine the reset timing and will vary according to the characteristics of the oscillation circuit used.

Note on Use

Make sure that the reset input voltage is less than 0.8V in high-speed operation start mode, or less than 0.5V in low-speed operation start mode.



1)	Port P0 register	(0000 ₁₆)	0016	(31)	Timer 12 mode register	(00	2 8 16)	0016
2)	Port P1 register	(000216)	0016	(32)	Timer 34 mode register	(00	2 9 16)	0016
(3)	Port P1 direction register	(000316)	0016	(33)	Timer 56 mode register	(00	2 A 16)···	0018
(4)	Port P2 register	(0004 ₁₈)	0016	(34)	PWM control register	(00	2 B 16)	0016
(5)	Port P2 direction register	(0005 ₁₆)	0016	(35)	A-D control register	(00	3 0 16)	0816
(6)	Port P3 register	(0006 ₁₆)	0016	(36)	Port P3 segment/digit	(00	3 2 18)	0016
(7)	Port P4 register	(0008 ₁₆)	0016		switching register			
(8)	Port P4 direction register	(0009 ₁₆)	0016	(37)	Port P0 digit/port switching register	(00	3 3 16)	0016
(9)	Port P5 register	(000A ₁₆)	0016	(38)	Port P8 segment/port	(00	3 4 16)	0016
(10)	Port P5 direction register	(000B ₁₆)	0016		switching register			
(11)	Port P6 register	(000C ₁₆)	00 ₁₆	(39)	Key-scan blanking register	(00	3 5 16)	0016
(12)	Port P6 direction register	(000D ₁₆)	00 ₁₆	(40)	FLDC mode register	(00	3 6 16)	0016
(13)	Port P7 register	(000E ₁₆)	00 ₁₆	(41)	High-breakdown-voltage port	(00	3 8 16)	0016
(14)	Port P7 direction register	(000F ₁₆)	00 ₁₆		control register			
(15)	Port P8 register	(0010 ₁₆)	0016	(42)	Interrupt edge selection register	(00	3 A ₁₆)	0016
(16)	Port P8 direction register	(0011 ₁₆)	0016	(43)	CPU mode register	(00	3 B 16)	* * 1 0 0 0 0
(17)	Port P9 register	(0012 ₁₆)	0016	(44)	Interrupt request register 1	(00	3 C ₁₆)	0016
(18)	Port P9 direction register	(001316)	F0 ₁₆	(45)	Interrupt request register 2	(00	3 D 16)	0016
(19)	Port PA register	(0014 ₁₆)	0016	(46)	Interrupt control register 1	(00	3 E 16)	0018
(20)	Port PA direction register	(0015 ₁₆)	0016	(47)	Interrupt control register 2	(00	3 F ₁₆)	0016
(21)	Serial I/O1 control register	(0019 ₁₆)	0016	(48)	Processor status register		(PS)	XXXXXIX
(22)	Serial I/O automatic transfer	r (0 0 1 A ₁₈)[00 ₁₈	(49)	Program counter		(PCH)	Contents of address FF
	control register	_					(PC _L)	Contents of address FF
(23)	Serial I/O automatic transfe	r (0 0 1 C ₁₆)…	0016					
	interval register	_						
(24)	Serial I/O2 control register	(001D ₁₆)[0016					
(25)	Timer 1 register	(002016)	FF ₁₆					·
(26)	Timer 2 register	(002116)	0116					
(27)	Timer 3 register	(0022 ₁₈)	FF ₁₆]				
(28)	Timer 4 register	(0023 ₁₆)	FF ₁₆					
(29)	Timer 5 register	(0024 ₁₆)	FF ₁₆]				
(30)	Timer 6 register	(0025 ₁₆)	FF ₁₆]				

Fig. 35 Internal status at reset




Fig. 36 Reset sequence in high-speed operation mode




Fig. 37 Reset sequence in low-speed operation mode

CLOCK GENERATING CIRCUIT

To supply a clock signal, input it to the X_{IN} (X_{CIN}) pin and make the X_{OUT} (X_{COUT}) pin open. If the X_{CIN} clock is not used, connect the X_{CIN} pin to V_{SS} , and leave the X_{COUT} pin open.

Either high-speed operation start mode or low-speed operation start mode can be selected by using a mask option.

High-Speed Operation Start Mode

After reset has completed, the internal clock ϕ is half the frequency of $X_{\rm IN}$. Immediately after poweron, both the $X_{\rm IN}$ and $X_{\rm CIN}$ clock start oscillating. To set the internal clock ϕ to low-speed operation mode, set bit 7 of the CPU mode register (address $003B_{16}$) to "1".

Low-Speed Operation Start Mode

After reset has completed, the internal clock ϕ is half the frequency of X_{CIN} . Immediately after poweron, only the X_{CIN} clock starts oscillating. To set the internal clock ϕ to high-speed operation mode, first set bit 6 (CM₆) of the CPU mode register (address 003B₁₆) to "0", the set bit 7 (CM₇) to "0". Note that the program must allow time for oscillation to stabilize.

Oscillation Control

Stop Mode

If the STP instruction is executed, the internal clock ϕ stops at an "H" level. Timer 1 is set to "FF₁₆" and timer 2 is set to "01₁₆".

Either $X_{\rm IN}$ or $X_{\rm CIN}$ divided by 16 is input to timer 1, and the output of timer 1 is connected to timer 2. The timer 1 and timer 2 interrupt enable bits must be set to disabled ("0"), so a program must set these bits before executing an STP instruction. Oscillator restarts at reset or when an external interrupt is received, but the internal clock ϕ is not supplied to the CPU until timer 2 underflows. This allows time for the clock circuit oscillation to stabilize.

Wait Mode

If the WIT instruction is executed, the internal clock ϕ stops at an "H" level but the oscillator itself does not stop. The internal clock restarts if a reset occurs or when an interrupt is received. Since the oscillator does not stop, normal operation can be started immediately after the clock is restarted.

Low-Speed Mode

If the internal clock is generated from the sub-clock (X_{CIN}) , a low power consumption operation can be entered by stopping only the main clock X_{IN} . To stop the main clock, set bit $6~(CM_6)$ of the CPU mode register $(003B_{16})$ to "1". When the main clock X_{IN} is restarted, the program must allow enough time to for oscillation to stabilize.

Note that in low-power-consumption mode the X_{CIN} - X_{COUT} drivability can be reduced, allowing even lower power con-

sumption ($20\mu A$ with f (X_{CIN}) = 32kHz). To reduce the X_{CIN} - X_{COUT} drivability, clear bit 5 (CM₅) of the CPU mode register ($003B_{16}$) to "0". At reset or when an STP instruction is executed, this bit is set to "1" and strong drivability is selected to help the oscillation to start.




Fig. 38 Ceramic resonator circuit





Fig. 39 External clock input circuit








Fig. 40 System clock generation circuit block diagram




Fig. 41 State transitions of system clock

NOTES ON PROGRAMMING Processor Status Register

The contents of the processor status register (PS) after a reset are undefined, except for the interrupt disable flag (I) which is "1". After a reset intialize flags which affect program execution. In particular, it is essential to initialize the index X mode (T) and the decimal mode (D) flags because of their effect on calculations.

Interrupts

The contents of the interrupt request bits do not change immediately after they have been written.

After writing to an interrupt request register, execute at least one instruction before executing a BBC or BBS instruction.

Decimal Calculations

To calculate in decimal notation, set the decimal mode flag (D) to "1", then execute a ADC or SBC instruction. Only the ADC and SBC instruction yield proper decimal results. After executing an ADC or SBC instruction, execute at least one instruction before executing a SEC, CLC, or CLD instruction.

In decimal mode, the values of the negative (N), overflow (V), and zero (Z) flags are invalid.

The carry flag can be used to indicate whether a carry or borrow has occurred. Initialize the carry flag before each calculation. Clear the carry flag before an ADC and set the flag before an SBC.

Timers

If a value n (between 0 and 255) is written to a timer latch, the frequency division ratio is 1/(n+1).

Multiplication and Division Instructions

The index X mode (T) and the decimal mode (D) flags do not affect the MUL and DIV instruction.

The execution of these instructions does not change the contents of the processor status register.

Ports

The contents of the port direction registers cannot be read. The following cannot be used:

- the data transfer instruction (LDA, etc.)
- the operation instruction when the index X mode flag (T) is "1"
- the addressing mode which uses the value of a direction register as an index.
- the bit-test instruction (BBC or BBS, etc.) to a direction register
- the read-modify-write instruction (ROR, CLB, or SEB, etc.) to a direction register

Use instructions such as LDM and STA, etc., to set the port direction registers.

Do not write "1" to bit 0 of the port P4 direction register (address 0009₁₆)

Serial I/O

When using an external clock, input "H" to the external clock input pin and clear the serial I/O interrupt request bit before executing a serial I/O transfer.

When using the internal clock, set the synchronization clock to internal clock, then clear the serial I/O interrupt request bit before executing a serial I/O transfer.

Instruction Execution Timing

The instruction execution time is obtained by multiplying the frequency of the internal clock ϕ by the number of cycles needed to execute an instruction.

The number of cycles required to execute an instruction is shown in the list of machine instructions.

The frequency of the internal clock ϕ is half of the X_{IN} or X_{CIN} frequency.

At the STP Instruction Release

At the STP instruction release, all bits of the timer 12 mode register are cleared.

The X_{COUT} drivability selection bit (the CPU mode register) is set to "1" (high drive) in order to start oscillating.

A-D Converter

The comparator uses internal capacitors whose charge will be lost if the clock frequency is too low.

Make sure that $f(X_{\text{IN}})$ is 500kHz or more during an A-D conversion.

Do not execute the STP or WIT instruction during A-D conversion



DATA REQUIRED FOR MASK ORDERS

The following are necessary when ordering a mask ROM production:

- (1) Mask ROM Order Confirmation Form
- (2) Mark Specification Form
- (3) Data to be written to ROM, in EPROM form (three identical copies)

If required, specify the following option on the Mask Confirmation Form:

· Operation start mode switching option

ROM PROGRAMMING METHOD

The built-in PROM of the blank One Time PROM version and built-in EPROM version can be read or programmed with a general-purpose PROM programmer using a special programming adapter. Set the address of PROM programmer in the user ROM area.

Package	Name of Programming Adapter
100P6S-A	PCA4738F-100A
100D0	PCA4738L-100A

The PROM of the blank One Time PROM version is not tested or screened in the assembly process and following processes. To ensure proper operation after programming, the procedure shown in Figure 42 is recommended to verify programming.




Fig. 42 Programming and testing of One Time PROM version

6249828 0024077 720

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Conditions	Ratings	Unit
Vcc	Power source voltage	•	0.3 to 7.0	٧
VEE	Pull-down power source voltage		V _{CC} -40 to V _{CC} +0.3	V
V _i	Input voltage P1 ₀ -P1 ₇ , P2 ₀ -P2 ₇ , P4 ₁ -P4 ₇ , P5 ₀ -P5 ₇ , P6 ₀ -P6 ₇ , P7 ₀ -P7 ₇ , PA ₀ -PA ₇ , PB ₀ , PB ₁		-0.3 to V _{CC} +0.3	V
Vı	Input voltage P4 ₀	·	-0.3 to V _{CC} +0.3	٧
Vi	Input voltage P8 ₀ -P8 ₇ , P9 ₀ -P9 ₃ ,	All voltages are based on V _{SS} .	V _{CC} -40 to V _{CC} +0.3	V /
V _I	Input voltage RESET, X _{IN}	Output transistors are cut off.	-0.3 to V _{CC} +0.3	٧
Vi	Input voltage X _{CIN}		-0.3 to V _{CC} +0.3	٧
V _o	Output voltage P0 ₀ -P0 ₇ , P3 ₀ -P3 ₇ , P8 ₀ -P8 ₇ , P9 ₀ -P9 ₇		V _{cc} -40 to V _{cc} +0.3	٧
Vo	Output voltage P1 ₀ -P1 ₇ , P2 ₀ -P2 ₇ , P4 ₁ -P4 ₇ , P5 ₀ -P5 ₇ , P6 ₀ -P6 ₇ , P7 ₀ -P7 ₇ , PA ₀ -PA ₇ , X _{OUT} , X _{COUT}		-0.3 to V _{CC} +0.3	٧
Pd	Power dissipation	T _a = 25℃	600	mW
Topr	Operating temperature		—10 to 85	°C
Tstg	Storage temperature		-40 to 125	°C.

RECOMMENDED OPERATING CONDITIONS ($V_{CC} = 4.0 \text{ to } 5.5 \text{V}$, $T_{A} = -10 \text{ to } 85 ^{\circ}\text{C}$, unless otherwise noted)

Symbol		Parameter		Limits		Unit
- Symbol		raiameter	Min.	Тур.	Max.	Offic
· · · · · · · · · · · · · · · · · · ·	Power source voltage	High-speed operation mode	4.0	5. 0	5. 5	٧
Vcc	rower source voltage	Low-speed operation mode	2.8	5.0	5.5	v
Vss	Power source voltage			0		·V
VEE	Pull-down power sour	ce voltage	V _{CC} -38		Vcc	٧
V _{REF}	Reference input volta	ge	2		Voc	٧
AVSS	Analog power source	voltage		0		٠٧
V _{IA}	Analog input voltage		0		V _{cc}	٧
	"H" input voltage P1 ₀	-P1 ₇ , P4 ₁ -P4 ₇ , P5 ₀ -P5 ₇ ,				
V _{IH}	. P6 ₀	-P67, P70-P77, PA0-PA7,	0.75V _{cc}		Vcc	٧
	PB ₀	, PB ₁				
V _{IH}	"H" input voltage P20	-P2 ₇	0.4V _{cc}		Vcc	٧
V _{IH}	"H" input voltage P40		0.75V _{cc}		Vcc	V
ViH	"H" input voltage P8 ₀	-P8 ₇ , P9 ₀ -P9 ₃	0.8V _{CC}		Vcc	٧
ViH	"H" input voltage RES	SET	0.8V _{CC}		V _{CC}	٧
V _{IH}	"H" input voltage X _{IN} ,	X _{CIN}	0.8V _{CC}		Vcc	V
VIL	"L" input voltage P1 ₀ -	P17, P41-P47, P50-P57, P60-P67,	0		0. 25V _{CC}	V
VIL.	P7 ₀ -	-P7 ₇ , PA ₀ -PA ₇ , PB ₀ , PB ₁	"		V. 25 VCC	٧
ViL	"L" input voltage P2 ₀ -	P2 ₇	0		0.16V _{CC}	V
V _{IL}	"L" input voltage P40		0		0.25V _{CC}	
VIL	"L" input voltage P8 ₀ -	P8 ₇ , P9 ₀ -P9 ₃	0		0. 2V _{CC}	٧
V _{IL}	"L" input voltage RES	SET	0		0. 2V _{CC}	٧
VIL	"L" input voltage X _{IN} ,	X _{CIN}	0		0.2V _{CC}	٧

RECOMMENDED OPERATING CONDITIONS (v_{cc} =4.0 to 5.5V, T_a =-10 to 85°C, unless otherwise noted)

Symbol	Parameter		Limits		Unit
		'Min.	Тур.	Мах.	- Olik
	"H" total peak output current P0 ₀ -P0 ₇ , P1 ₀ -P1 ₇ ,			T	
Σ І _{он(реак)}	(Note 1) P2 ₀ -P2 ₇ , P3 ₀ -P3 ₇ ,			-240	mA
	P8 ₀ -P8 ₇ , P9 ₀ -P9 ₇				
Σlow(noak)	"H" total peak output current P4 ₁ -P4 ₇ , P6 ₀ -P6 ₇ ,				
Σl _{oн(peak)}	(Note 1) P7 ₀ -P7 ₇ , PA ₀ -PA ₇			-60	mA
	"L" total peak output current P1 ₀ -P1 ₇ , P2 ₀ -P2 ₇ , P4 ₁ -P4 ₇ ,				
Σl _{oL(peak)}	P5 ₀ -P5 ₇ , P6 ₁ -P6 ₇ ,			100	mA
	(Note 1) P7 ₀ -P7 ₇ , PA ₀ -PA ₇				
$\Sigma I_{OL(peak)}$	"L" total peak output current P6 ₀ (Note 1)	-		3.0	mA
	"H" total average output current P0 ₀ -P0 ₇ , P1 ₀ -P1 ₇ ,				
Σl _{oн(avg)}	(Note 1) P2 ₀ -P2 ₇ , P3 ₀ -P3 ₇ ,		-120		mA
_	P8 ₀ -P8 ₇ , P9 ₀ -P9 ₇			1	
Σl _{oh(avg)}	"H" total average output current P41-P47, P60-P67,				
	(Note 1) P7 ₀ -P7 ₇ , PA ₀ -PA ₇			-30	mA
	"L" total average output current P1 ₀ -P1 ₇ , P2 ₀ -P2 ₇ ,		-		
5 1	P4 ₁ -P4 ₇ , P5 ₀ -P5 ₇ ,				
Σl _{oL(avg)}	P6 ₁ -P6 ₇ , P7 ₀ -P7 ₇ ,			50	mA
	(Note 1) PA ₀ -PA ₇		1 1		
$\Sigma I_{OL}(avg)$	"L" total average output current P6 ₀ (Note 1)			1.5	mA
	"H" peak output current P0 ₀ -P0 ₇ , P3 ₀ -P3 ₇ , P8 ₀ -P8 ₇ ,			40	
loн(peak)	(Note 2) P9 ₀ -P9 ₇			-40	mA
	"H" peak output current P1 ₀ -P1 ₇ , P2 ₀ -P2 ₇ , P4 ₁ -P4 ₇ ,				
loн(peak)	(Note 2) P6 ₀ -P6 ₇ , P7 ₀ -P7 ₇ , PA ₀ -PA ₇			-10	mA
	"L" peak output current P1 ₀ -P1 ₇ , P2 ₀ -P2 ₇ , P4 ₁ -P4 ₇ ,				
l _{OL} (peak)	(Note 2) P6 ₁ -P6 ₇ , P7 ₀ -P7 ₇ , PA ₀ -PA ₇			10	mA
l _{OL} (peak)	"L" peak output current P50-P57 (Note 2)			10	mA
l _{OL} (peak)	"L" peak output current P6 ₀ (Note 2)			3.0	mA
	"H" average output current P0 ₀ -P0 ₇ , P3 ₀ -P3 ₇ ,				
loн(avg)	(Note 3) P8 ₀ -P8 ₇ , P9 ₀ -P9 ₇			-18	mA
	"H" average output current P1 ₀ -P1 ₇ , P2 ₀ -P2 ₇ , P4 ₁ -P4 ₇ ,				
loн(avg)	(Note 3) P6 ₀ -P6 ₇ , P7 ₀ -P7 ₇ , PA ₀ -PA ₇			-5.0	mA
	"L" average output current P1 ₀ -P1 ₇ , P2 ₀ -P2 ₇ ,		ľ		
loc(avg)	(Note 3) P4 ₁ -P4 ₇ , P6 ₁ -P6 ₇ ,			5.0	mA
	P7 ₀ -P7 ₇ , PA ₀ -PA ₇				
l _{OL} (avg)	"L" average output current P5 ₀ -P5 ₇ (Note 3)			5.0	mA
I _{OL} (avg)	"L" average output current P6 ₀ (Note 3)			1.5	mA
f(CNTR ₀)	Clock input frequency for timers 2 and 4				
f(CNTR ₁)	(duty cycle 50%)			250	kHz
f(X _{IN})	Main clock input oscillation frequency (Note 4)			8. 4	MHz
f(X _{CIN})	Sub-clock input oscillation frequency (Note 4, Note 5)	-	32. 768	50	kHz

Note 1. The total output current is the sum of all the currents flowing through all the applicable ports. The total average current is an average value measured over 100ms. The total peak current is the peak value of all the currents.

- 2. The peak output current is the peak current flowing in each port.
- 3. The average output current in an average value measured over 100ms.

 4. When the oscillation frequency has a duty cycle of 50%.
- 5. When using the microcomputer in low-speed operation mode, make sure that the sub-clock input frequency $f(X_{CIN})$ is less than $f(X_{IN})/3$.

ELECTRICAL CHARACTERISTICS ($V_{cc} = 4.0 \text{ to } 5.5 \text{V}$, $T_{a} = -10 \text{ to } 85 ^{\circ}\text{C}$, unless otherwise noted)

Symbol	Parameter	Tost conditions		Limits		1.4.514
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{OH}	"H" output voltage P0 ₀ -P0 ₇ , P3 ₀ -P3 ₇ , P8 ₀ -P8 ₇ , P9 ₀ -P9 ₇	I _{ОН} =-18mA	V _{cc} -2.0			٧
V _{OH}	"H" output voltage P1 ₀ -P1 ₇ , P2 ₀ -P2 ₇ , P4 ₁ -P4 ₇ , P6 ₀ -P6 ₇ , P7 ₀ -P7 ₇ , PA ₀ -PA ₇	I _{OH} =-10mA	V _{cc} -2.0	**		٧
v _{oL}	"L" output voltage P1 ₀ -P1 ₇ , P2 ₀ -P2 ₇ , P4 ₁ -P4 ₇ , P5 ₀ -P5 ₇ , P6 ₁ -P6 ₇ , P7 ₀ -P7 ₇ ,	I _{OL} =10mA			2.0	v
V _{OL}	PA ₀ -PA ₇ "L" output voltage P6 ₀	I _{OL} =1.5mA			0.5	
V _{T+} -V _{T-}	Hysteresis INT ₀ -INT ₄ , S _{IN1} , S _{IN2} , S _{CLK1} , S _{CLK2} , CNTR ₀ , CNTR ₁	When using a non-port function		0. 4	0.0	v
V _{T+} V _{T-}	Hysteresis RESET, X _{IN}	RESET: V _{CC} =2.8V to 5.5V		0.5		V
V _{T+} -V _{T-}	Hysteresis X _{CIN}			0.5		V
l _{IH}	"H" input current P1 ₀ -P1 ₇ , P2 ₀ -P2 ₇ , P4 ₁ -P4 ₇ , P5 ₀ -P5 ₇ , P6 ₀ -P6 ₇ , P7 ₀ -P7 ₇ , PA ₀ -PA ₇ , PB ₀ , PB ₁	V _i =V _{CC}			5. 0	μА
l _{iH}	"H" input current P4 ₀	V _I =V _{CC}			5.0	μА
l _{iH}	"H" input current P8 ₀ -P8 ₇ , P9 ₀ -P9 ₃ (Note 1)	V _I =V _{CC}			5.0	μА
l _{tH}	"H" input current RESET, X _{CIN}	V _I =V _{CC}			5.0	μΑ
I _{IH}	"H" input current X _{IN}	V _I =V _{CC}		4. 0		μA
l _{iL}	"L" input current P1 ₀ -P1 ₇ , P2 ₀ -P2 ₇ , P4 ₁ -P4 ₇ , P5 ₀ -P5 ₇ , P6 ₀ -P6 ₇ , P7 ₀ -P7 ₇ , PA ₀ -PA ₇ , PB ₀ , PB ₁	V _I =V _{SS}			-5.0	μΑ
l _{IL}	*L* input current P4 ₀	V _I =V _{SS}			-5.0	μА
l _{IL}	"L" input current P8 ₀ -P8 ₇ , P9 ₀ -P9 ₃ (Note 1)	V _i =V _{SS}		•	-5.0	μΑ
l _{IL}	"L" input current RESET, X _{CIN}	V _I =V _{SS}			-5.0	μA
ıL	"L" input current X _{IN}	V ₁ =V _{SS}	,	-4.0		μΑ
LOAD	Output load current P0 ₀ -P0 ₇ , P3 ₀ -P3 ₇ , P9 ₀ -P9 ₇	V _{EE} =V _{CC} -36V, V _{OL} =V _{CC} ,	150	500	900	μА
I _{LEAK}	Output leakage current P0 ₀ -P0 ₇ , P3 ₀ -P3 ₇ , P8 ₀ -P8 ₇ , P9 ₀ -P9 ₇	Output transistors "off" V _{EE} =V _{CC} -38V, V _{OL} =V _{CC} -38V, Output transistors "off" (Except for reset)			-10	μΑ
V _{RAM}	RAM hold voltage	When clock is stopped	2.0		5.5	
		High-speed mode f(X _{IN})=8. 4MHz f(X _{CIN})=32kHz Output transistors "off" A-D converter operating		10	20	mA
		High-speed mode f(X _{IN})=8. 4MHz (in WIT state) f(X _{CIN})=32kHz Output transistors "off" A-D converter stopped		1.5		mA
loc	Power source current	Low-speed mode f(X _{IN}) = stopped, f(X _{CIN}) = 32kHz Low-power dissipation mode set (CM ₅ =0) Output transistors "off"		60	200	μ Α
!		• Low-speed mode f(X _{IN})= stopped f(X _{CIN})=32kHz (in WIT state) Low-power dissipation mode set (CM ₅ =0) Output transistors "off"		20	40	μΑ
		All oscillation stopped Ta=25°C	1.	0.1	1.0	
	•	(in STP state)				μΑ

Note 1. Except when reading ports $P8_0 - P8_7$ or ports $P9_0 - P9_3$.



A-D CONVERTER CHARACTERISTICS

(V_{CC}=4.0 to 5.5V, V_{SS}=0V, T_a=-10 to 85°C, high-speed operation mode, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			
		Test conditions	Min.	Тур.	Max.	Unit
	Resolution				8	Bits
	Absolute accuracy (excluding quantization error)	V _{CC} =V _{REF} =5.12V		±1	±2.5	LSB
TCONV	Conversion time		49		50	t _C (φ)
IVREF	Reference input current	V _{REF} =5V	50	150	200	μA
l _{IA}	Analog port input current			0.5	5.0	μA
RLADDER	Ladder resistor			35	1	kΩ

TIMING REQUIREMENTS ($V_{cc} = 4.0 \text{ to } 5.5 \text{V}$, $V_{ss} = 0 \text{V}$, $T_a = -10 \text{ to } 85 ^{\circ}\text{C}$, unless otherwise noted)

Symbol	Parameter	Test conditions				
W(RESET)			Min.	Тур.	Max.	Unit
tw(RESET)	Reset input "L" pulse width		2, 0			μs
t _C (x _{IN})	Main clock input cycle time (X _{IN} input)		119	<u> </u>		ns
twH(XIN)	Main clock input "H" pulse width		40			ns
twL(XIN)	Main clock input "L" pulse width		40			
t _{C(XCIN)}	Sub-clock input cycle time (X _{CIN} input)		20			ns
t _{WH} (XCIN)	Sub-clock input "H" pulse width		5, 0			μS
twL(XCIN)	Sub-clock input "L" pulse width		5.0			μs
t _{G(GNTR)}	CNTR ₀ , CNTR ₁ input cycle time		4.0			μ5
twH(CNTR)	CNTR ₀ , CNTR ₁ , input "H" pulse width		1.6		h —	μ8
twL(CNTR)	CNTR ₀ , CNTR ₁ , input "L" pulse width		1.6			μS
t _{WH(INT)}	INT ₀ -INT ₄ input "H" pulse width		80			μs
twL(INT)	INT ₀ -INT ₄ input "L" pulse width		80			ns
t _{C(SCLK)}	Serial I/O clock input cycle time					ns
twH(SCLK)	Serial I/O clock input "H" pulse width		1.0			μs
twL(SCLK)	Serial I/O clock Input "L" pulse width	 	400			ns
	Serial I/O input setup time		400			ns
tsu(s _{CLK} -S _{IN})			200			ns
th(s _{CLK} -s _{in)}	Serial I/O input hold time		200			ns

SWITCHING CHARACTERISTICS ($v_{cc} = 4.0 \text{ to } 5.5 \text{V}$, $v_{ss} = 0 \text{V}$, $\tau_a = -10 \text{ to } 85 \text{C}$, unless otherwise noted)

Symbol	Parameter	Test conditions				
		rest conditions	Min.	Тур.	Max.	Unit
twH(SCLK)	Serial I/O clock output "H" pulse width	C _L =100pF, R _L =1kΩ	t _{C(S_{CLK})} /2-160			ns
twL(SCLK)	Serial I/O clock output "L" pulse width	C _L =100pF, R _L =1kΩ	t _{C(SCLK)} /2-160			ns
td(SCLK-SOUT)	Serial I/O output delay time				0.2t _C (S _{CLK})	ns
tv(scLK-Sout)	Serial I/O output hold time		0	-	- OUGLEY	ns
t _{f(SCLK)}	Serial I/O clock output falling time	$C_L=100pF, R_L=1k\Omega$			40	ns
t _{r(Pch-strg)}	P-channel high-breakdown voltage output rising time (Note 1)	C _L =100pF, V _{EE} =V _{CC} -36V		55		ns
t _{r(P} ch-weak)	P-channel high-breakdown voltage output rising time (Note 2)	C _L =100pF, V _{EE} =V _{CC} -36V		1.8		μ8

Note 1. When bit 0 of the high-breakdown voltage port control register (address 0038₁₆) is at "0".

^{2.} When bit 0 of the high-breakdown voltage port control register (address 0038₁₆) is at "1".





Fig. 43 Output switching characteristics measurement circuit

Timing Chart



■ 6249828 0024083 T24 **■**

